DS05-10158-4E

## **MEMORY**

# CMOS 512K × 8 BIT FAST PAGE MODE DYNAMIC RAM

# MB814800-60/-70

### CMOS 524,288 × 8 BIT Fast Page Mode Dynamic RAM

### **■ DESCRIPTION**

The Fujitsu MB814800 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 8-bit increments. The MB814800 features a "fast page" mode of operation whereby high-speed access of up to 512×8-bits of data can be selected in the same row. The MB814800-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB814800 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

## ■ ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	-0.5 to +7.0	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	_	50	mA
Storage Temperature	Тѕтс	-55 to +125	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

### **■ PRODUCT LINE & FEATURES**

Paran	neter	MB814800-60	MB814800-70		
RAS Access Time	S Access Time		AS Access Time 60		70 ns max.
CAS Access Time		20 ns max.	20 ns max.		
Address Access Time		30 ns max.	35 ns max.		
Random Cycle Time		110 ns max.	125 ns min.		
Fast Page Mode Cycle Time		40 ns min.	45 ns min.		
Low Power Dissipation	Operating current	358 mW max.	319 mW max.		
	Standby current	11 mW max. (TTL level)/5.5 mW max. (CMOS le			


- 524,288 words × 8 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL comaptible
- 1024 refresh cycles every 16.4 ms
- 10 rows × 9 columns, addressing scheme
- Early Write or  $\overline{\mathsf{OE}}$  controlled Write capability
- RAS only CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

## **■ PACKAGE**



### **Package and Ordering Information**

- 28-pin plastic (400 mil) SOJ, order as MB814800-xxPJ
- 28-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB814800-xxPFTN
- 28-pin plastic (400 mil) TSOP-II with reverse bend leads, order as MB814800-xxPFTR




### **■ CAPACITANCE**

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to Ao	C <sub>IN1</sub>	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C <sub>IN2</sub>	_	7	pF
Input Capacitance, DQ1 to DQ8	Сра	_	7	pF

### **■ PIN ASSIGNMENTS AND DESCRIPTIONS**



### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Supply Voltage	1	Vcc	4.5	5.0	5.5	V	
		Vss	0	0	0	V	
Input High Voltage, all inputs	1	Vıн	2.4	_	6.5	V	0°C to +70°C
Input Low Voltage, all inputs(*)	1	VıL	-0.3	_	0.8	V	
Input Low Voltage, DQ(*)	1	VILD	-0.3	_	0.8	V	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

### **■ FUNCTIONAL OPERATION**

#### **ADDRESS INPUTS**

Nineteen input bits are required to decode any eight of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by  $\overline{CAS}$  and  $\overline{RAS}$  as shown in Figure 5. First, ten row address bits are input on pins A<sub>0</sub>-through-A<sub>9</sub> and latched with the row address strobe ( $\overline{RAS}$ ) then, nine column address bits are input on pins A0-through-A8 and latched with the column address strobe ( $\overline{CAS}$ ). Both row and column addresses must be stable on or before the falling edge of  $\overline{CAS}$  and  $\overline{RAS}$ , respectively. The address latches are the flow-through type; thus, address information appearing after trah (min.)+ tr is automatically treated as the column address to start select operation of the column decode. Therefore, to have correct data within transfer transfer transfer transfer to the later one of either transfer t

### **WRITE ENABLE**

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data are ignored. When an early write cycle is executed, the output buffers stay in a high-impedance state during the cycle.

### **DATA INPUT**

Input data are written into memory in either of three basic ways—the early write cycle, the  $\overline{OE}$  (delayed) write cycle, and the read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data-latch strobe. In the early write cycle, the input data ( $DQ_1-DQ_8$ ) are strobed by  $\overline{CAS}$  and the setup/hold times are referenced to falling edge of  $\overline{CAS}$  because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In the delayed write or read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the falling edge of  $\overline{WE}$ . Since this device is an I/O common type, when the delayed write or read-modified-write is executed, I/O data have to be controlled by  $\overline{OE}$ .

#### **DATA OUTPUT**

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max.) is satisfied.

 $t_{\text{CAC}}$  : from the falling edge of  $\overline{\text{CAS}}$  when  $t_{\text{RCD}}$  is greater than  $t_{\text{RCD}}$  (max.).

taa : from column address input when trad is greater than trad (max.).

toea: from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa.

The data remains valid until either  $\overline{CAS}$  or  $\overline{OE}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

### **FAST PAGE MODE OF OPERATION**

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512×8-bits can be accessed. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

## **■ DC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted) Notes 3

Donomoto	Notes	Symbol		Values			
Parameter Notes Sy		Symbol	Conditions	Min.	Тур.	Max.	Unit
Output high voltage	1	Vон	lон = −5.0 mA	2.4	_	_	
Output low voltage	1	Vol	IoL = +4.2 mA	_	_	0.4	V
Input leakage current (any input)  Output leakage current		I <sub>I(L)</sub>	$0 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V};$ $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{V};$ $\text{V}_{\text{SS}} = 0 \text{ V};$ All other pins not under test = 0 V	$5 \text{ V} \le \text{Vcc} \le 5.5 \text{ V};$ cs = 0  V;  All other pins		10	μΑ
		I <sub>DQ(L)</sub>	0 V ≤ V <sub>OUT</sub> ≤ 5.5 V; Data out disabled	-10	_	10	
Operating current	MB814800-60		RAS & CAS cycling;		_	65	mΛ
(Average power supply current) 2	MB814800-70	Icc1	trc = min.	_		58	mA
Standby current	TTL level		$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	mA
(Power supply current)	CMOS level	lcc2	RAS = CAS ≥ Vcc −0.2 V	_	_	1.0	mA
Refresh current #1	MB814800-60		CAS = V <sub>IH</sub> , RAS cycling;			65	•
(Average power supply current) 2	MB814800-70	Іссз	trc = min.	_	_	58	mA
Fast Page Mode	MB814800-60	Icc4	RAS = V <sub>IL</sub> , CAS cycling;			65	0
current 2	MB814800-70	ICC4	tec = min.	_		58	mA
Refresh current #2 (Average power	MB814800-60		RAS cycling;			65	A
supply current) 2	MB814800-70	Icc5	CAS-before-RAS; trc = min.			58	mA

## **■** AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

N.a	Davamatar	Mataa	Symbol	MB814	4800-60	MB814	l lmi4	
No.	Parameter	Notes		Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		<b>t</b> REF	_	16.4	_	16.4	ms
2	Random Read/Write Cycle Time		<b>t</b> RC	110	_	125	_	ns
3	Read-Modify-Write Cycle Time		trwc	150	_	170	_	ns
4	Access Time from RAS	6, 9	<b>t</b> rac	_	60	_	70	ns
5	Access Time from CAS	7, 9	tcac	_	20	_	20	ns
6	Column Address Access Time	8, 9	<b>t</b> AA	_	30	_	35	ns
7	Output Hold Time		tон	0	_	0	_	ns
8	Output Buffer Turn On Delay Time	<del>)</del>	ton	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time	10	toff	_	15	_	15	ns
10	Transition Time		t⊤	2	50	2	50	ns
11	RAS Precharge Time		<b>t</b> RP	40	_	45	_	ns
12	RAS Pulse Width		tras	60	100000	70	100000	ns
13	RAS Hold Time		<b>t</b> RSH	20	_	20	_	ns
14	CAS to RAS Precharge Time		<b>t</b> CRP	0	_	0	_	ns
15	RAS to CAS Delay Time	11, 12	tRCD	20	40	20	50	ns
16	CAS Pulse Width		tcas	20	10000	20	10000	ns
17	CAS Hold Time		<b>t</b> csH	60	_	70	_	ns
18	CAS Precharge Time (Normal)	19	<b>t</b> CPN	10	_	10	_	ns
19	Row Address Set Up Time		tasr	0	_	0	_	ns
20	Row Address Hold Time		<b>t</b> rah	10	_	10	_	ns
21	Column Address Set Up Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		<b>t</b> CAH	12	_	12	_	ns
23	RAS to Column Address Delay Time	13	<b>t</b> RAD	15	30	15	35	ns
24	Column Address to RAS Lead Tin	ne	tral	30	_	35	_	ns
25	Column Address to CAS Lead Tir	ne	<b>t</b> CAL	30	_	35	_	ns
26	Read Command Set Up Time		trcs	0	_	0	_	ns
27	Read Command Hold Time Referenced to RAS	14	<b>t</b> rrh	0	_	0	_	ns
28	Read Command Hold Time Referenced to CAS	14	<b>t</b> RCH	0	_	0	_	ns
29	Write Command Set Up Time	15	twcs	0	_	0	_	ns
30	Write Command Hold Time		twcн	10	_	10	_	ns
31	WE Pulse Width		<b>t</b> wp	10	_	10	_	ns
32	Write Command to RAS Lead Tin	ne	trwL	15	_	20	_	ns

(Continued)


## ■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Ma	Demonster Notes	Comple al	MB814	4800-60	MB814	l lm:4	
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
33	Write Command to CAS Lead Time	tcwL	15	_	18	_	ns
34	DIN Set Up Time	<b>t</b> DS	0	_	0	_	ns
35	DIN Hold Time	<b>t</b> DH	10	_	10	_	ns
36	RAS to WE Delay Time	<b>t</b> RWD	85	_	95	_	ns
37	CAS to WE Delay Time	tcwd	40	_	40	_	ns
38	Column Address to WE Delay Time	<b>t</b> awd	55	_	60	_	ns
39	RAS Precharge Time to CAS Active Time (Refresh cycles)	<b>t</b> RPC	10	_	10	_	ns
40	CAS Set Up Time for CAS-before-RAS Refresh	<b>t</b> csr	0	_	0	_	ns
41	CAS Hold Time for CAS-before-RAS Refresh	<b>t</b> CHR	10	_	10	_	ns
42	Access Time from OE	<b>t</b> oea	_	20	_	20	ns
43	Output Buffer Turn Off Delay from OE	<b>t</b> oez	_	15	_	15	ns
44	OE to RAS Lead Time for Valid Data	toel	10		10	_	ns
45	OE Hold Time Referenced to WE	<b>t</b> oeh	0	_	0	_	ns
46	OE to Data in Delay Time	toed	15	_	15	_	ns
47	DIN to CAS Delay Time 17	tozc	0	_	0	_	ns
48	DIN to OE Delay Time	<b>t</b> DZO	0	_	0	_	ns
49	Column Address Hold Time from RAS	tcdd	15	_	15	_	ns
50	Write Command Hold Time from RAS	<b>t</b> ar	32	_	32	_	ns
51	DIN Hold Time Referenced to RAS	twcr	30	_	30	_	ns
52	CAS to Data in Delay Time	<b>t</b> dhr	30	_	30	_	ns
60	Fast Page Mode RAS Pulse Width	<b>t</b> rasp	60	200000	70	200000	ns
61	Fast Page Mode Read/Write Cycle Time	<b>t</b> PC	40	_	45	_	ns
62	Fast Page Mode Read-Modify-Write Cycle Time	<b>t</b> PRWC	80	_	90	_	ns
63	Access Time from CAS Precharge  9, 18	<b>t</b> cpa	_	35	_	40	ns
64	Fast Page Mode CAS Pulse width	<b>t</b> CP	10	_	10	_	ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	<b>t</b> RHCP	35	_	40	_	ns
66	Fast Page Mode CAS Precharge to WE Delay Time	tcpwd	55	_	60	_	ns

- Notes: 1. Referenced to Vss. To all Vcc (Vss) pins, the same supply voltage should be applied.
  - 2. lcc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
    - lcc depends on the number of address change as  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ ,  $V_{IL} > -0.5 \text{ V}$ . lcc1, lcc3 and lcc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ . lcc4 is specified at one time of address change during one Page cycle.
  - 3. An Initial pause (RAS = CAS = V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
  - 4. AC characteristics assume  $t_T = 5$  ns.
  - 5. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.).

    Output is judged from V<sub>OH</sub>=2.0 V or V<sub>IL</sub>=0.8 V.
  - 6. Assumes that tRCD ≤ tRCD (max.), tRAD ≤ tRAD (max.max.). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
  - 7. If  $trcd \ge trcd$  (max.),  $trad \ge trad$  (max.), and  $tasc \ge taa tcac t\tau$ , access time is tcac.
  - 8. If trad  $\geq$  trad (max.) and tasc  $\leq$  taa tcac tt, access time is taa.
  - 9. Measured with a load equivalent to two TTL loads and 100 pF.
  - 10. toff and toez is specified that output buffer change to high impedance state.
  - 11. Operation within the trcd (max.) limit ensures that trac (max.) can be met. trcd (max.) is specified as a reference point only; if trcd is greater than the specified trcd (max.) limit, access time is controlled exclusively by tcac or taa.
  - 12.  $t_{RCD}$  (min.) =  $t_{RAH}$  (min.) +  $2t_{T}$  +  $t_{ASC}$  (min.).
  - 13. Operation within the trad (max.) limit ensures that trac (max.) can be met. trad (max.) is specified as a reference point only; if trad is greater than the specified trad (max.) limit, access time is controlled exclusively by trac or trad.
  - 14. Either trrh or trch must be satisfied for a read cycle.
  - 15. twcs is specified as a reference point only. If twcs ≥ twcs (min.) the data output pin will remain High-Z state through entire cycle.
  - 16. Assumes that twcs < twcs (min.).
  - 17. Either tozc or tozo must be satisfied.
  - 18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
  - 19. Assumes that CAS-before-RAS refresh.




## **■ FUNCTIONAL TRUTH TABLE**

	Clock Input			Address		Input Data				
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Col- umn	Input	Output	Refresh	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min.)
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min.)
Read-Modify-Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	х	х	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min.)
Hidden Refresh Cycle	H→L	L	Н	L		_	_	Valid	Yes	Previous data is kept

X: "H" or "L'

<sup>\*:</sup> It is impossible in Fast Page Mode.



#### **DESCRIPTION**


To implement a read operation, a valid address is latched in by the  $\overline{RAS}$  and  $\overline{CAS}$  address strobes and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by  $\overline{RAS}(t_{RAC})$ ,  $\overline{CAS}(t_{CAC})$ ,  $\overline{OE}(t_{OEA})$  or column addresses (t\_AA) under the following conditions:


If trcd > trcd (max.), access time = tcac.


If trad > trad (max.), access time = taa.


If  $\overline{\text{OE}}$  is brought Low after trac, tcac, or taa (which ever occurs later), access time = toea.


However, if either  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  goes High, the output returns to a high-impedance state after toh is satisfied.























Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.







DECORM HOR

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the functionality of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh circuitry. If, after a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.  $\overline{\text{CAS}}$  makes a transition from High to Low while  $\overline{\text{RAS}}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A<sub>0</sub> through A<sub>9</sub> are defined by the on-chip refresh counter.

Column Address: Bits  $A_0$  through  $A_8$  are defined by latching levels on  $A_0$ - $A_8$  at the second falling edge of  $\overline{CAS}$ .

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

## (At recommended operating conditions unless otherwise noted.)

No. Par	Parameter	Symbol	MB814	4800-60	MB81	Unit	
	. d. d. lioto	CyDC.	Min.	Max.	Min.	Max.	0
90	Access Time from CAS	<b>t</b> FCAC	_	55	-	55	ns
91	Column Address Hold Time	<b>t</b> FCAH	30		30	_	ns
92	CAS to WE Delay Time	<b>t</b> FCWD	80		80	_	ns
93	CAS Pulse width	<b>t</b> FCAS	55		55	_	ns
94	RAS Hold Time	<b>t</b> FRSH	55	_	55	_	ns
95	CAS Hold Time	tгсsн	85	_	85	_	ns


Note: Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle only.

## **■ PACKAGE DIMENSIONS**




## **■ PACKAGE DIMENSIONS (Continued)**

(Suffix: -PFTN)



## **■ PACKAGE DIMENSIONS (Continued)**

(Suffix: -PFTR)



## **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

#### F9703

© FUJITSU LIMITED Printed in Japan